View CY7C344-20HI_4981269.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

32-macrocell max? epld cy7c344 cypress semiconductor corporation 3901 north first street san jose ca 95134 408-943-2600 july 18, 2000 features ? high-performance, high-density replacement for ttl, 74hc, and custom logic 32 macrocells, 64 expander product terms in one lab 8 dedicated inputs, 16 i/o pins 0.8-micron double-metal cmos eprom technology 28-pin, 300-mil dip, cerdip or 28-pin hlcc, plcc package functional description available in a 28-pin, 300-mil dip or windowed j-leaded ce- ramic chip carrier (hlcc), the cy7c344 represents the dens- est epld of this size. eight dedicated inputs and 16 bidirec- tional i/o pins communicate to one logic array block. in the cy7c344 lab there are 32 macrocells and 64 expander prod- uct terms. when an i/o macrocell is used as an input, two expanders are used to create an input path. even if all of the i/o pins are driven by macrocell registers, there are still 16 ?buried? registers available. all inputs, macrocells, and i/o pins are interconnected within the lab. the speed and density of the cy7c344 makes it a natural for all types of applications. with just this one device, the designer can implement complex state machines, registered logic, and combinatorial ?glue? logic, without using multiple chips. this architectural flexibility allows the cy7c344 to replace multi- chip ttl solutions, whether they are synchronous, asynchro- nous, combinatorial, or all three. selection guide 7c344-15 7c344-20 7c344-25 maximum access time (ns) 15 20 25 maximum operating current (ma) commercial 200 200 200 military 220 220 industrial 220 220 220 maximum standby current (ma) commercial 150 150 150 military 170 170 industrial 170 170 170 note: 1. numbers in () refer to j-leaded packages. c344?1 logic block diagram macrocell 2 macrocell 4 macrocell 6 macrocell 8 macrocell 10 macrocell 12 macrocell 14 macrocell 16 macrocell 18 macrocell 20 macrocell 22 macrocell 24 macrocell 26 macrocell 28 macrocell 30 macrocell 32 macrocell 1 macrocell 3 macrocell 5 macrocell 7 macrocell 9 macrocell 11 macrocell 13 macrocell 15 macrocell 17 macrocell 19 macrocell 21 macrocell 23 macrocell 25 macrocell 27 macrocell 29 macrocell 31 g l o b a l b u s i o c o n t r o l input input input input 15(22) 15(23) 27(6) 28(7) input 1(8) input/clk 2(9) input 13(20) input 14(21) i/o 3(10) i/o 4(11) i/o 5(12) i/o 6(13) i/o 9(16) i/o 10(17) i/o 11(18) i/o 12(19) i/o 17(24) i/o 18(25) i/o 19(26) i/o 20(27) i/o 23(2) i/o 24(3) i/o 25(4) i/o 26(5) 64 expander product term array 32 pin configurations top view hlcc 25 24 23 22 21 20 19 5 6 7 8 9 10 11 12 13 14 1516 1718 4 3 2 28 27 26 i/o i/o input input input i/o i/o input input input/clk i/o i/o i/o i/o i/o gnd i/o i/o i/o i/o v cc 1 v cc input c344?2 i/o gnd i/o i/o input 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 input input top view cerdip input/clk i/o i/o i/o i/o v cc gnd i/o i/o i/o i/o input input input i/o i/o i/o i/o v cc gnd i/o i/o i/o i/o input input c344?3 [1]
cy7c344 2 maximum ratings (above which the useful life may be impaired. for user guide- lines, not tested.) storage temperature ................................. ? 65 c to +150 c ambient temperature with power applied ...................................................0 c to +70 c maximum junction temperature (under bias)............. 150 c supply voltage to ground potential ............... ? 2.0v to +7.0v maximum power dissipation...................................1500 mw dc v cc or gnd current ............................................ 500 ma static discharge voltage (per mil-std-883, method 3015) ............................. >2001v dc output current, per pin ...................... ? 25 ma to +25 ma dc input voltage [2] ......................................... ? 3.0v to +7.0v dc program voltage................................................... +13.0v operating range range ambient temperature v cc commercial 0 c to +70 c 5v 5% industrial ? 40 c to +85 c 5v 10% military ? 55 c to +125 c (case) 5v 10% electrical characteristics over the operating range [3] parameter description test conditions min. max. unit v oh output high voltage v cc = min., i oh = ? 4.0 ma 2.4 v v ol output low voltage v cc = min., i ol = 8 ma 0.45 v v ih input high level 2.2 v cc +0.3 v v il input low level ? 0.3 0.8 v i ix input current gnd v in v cc ? 10 +10 a i oz output leakage current v o = v cc or gnd ? 40 +40 a i os output short circuit current v cc = max., v out = 0.5v [4, 5] ? 30 ? 90 ma i cc1 power supply current (standby) v i = v cc or gnd (no load) commercial 150 ma military/industrial 170 ma i cc2 power supply current v i = v cc or gnd (no load) f = 1.0 mhz [4, 6] commercial 200 ma military/industrial 220 ma t r recommended input rise time 100 ns t f recommended input fall time 100 ns capacitance parameter description test conditions max. unit c in input capacitance v in = 2v, f = 1.0 mhz 10 pf c out output capacitance v out = 2.0v, f = 1.0 mhz 10 pf ac test loads and waveforms [7] notes: 2. minimum dc input is ? 0.3v. during transitions, the inputs may undershoot to ? 2.0v for periods less than 20 ns. 3. typical values are for t a = 25 c and v cc = 5v. 4. guaranteed by design but not 100% tested. 5. not more than one output should be tested at a time. duration of the short circuit should not be more than one second. v out = 0.5v has been chosen to avoid test problems caused by tester ground degradation. 6. measured with device programmed as a 16-bit counter. 7. part (a) in ac test load and waveforms is used for all parameters except t er and t xz , which is used for part (b) in ac test load and waveforms. all external timing parameters are measured referenced to external pins of the device. 3.0v 5v output r1 464 ? r2 250 ? 50 pf including jig and scope gnd 90% 10% 90% 10% 6 ns 6 ns 5v output r1 464 ? r2 250 ? (a) (b) output 1.75v equivalent to: th venin equivalent (commercial/military) c344 ? 4 c344 ? 5 all input pulses t f 5pf c344 ? 6 t r t f 163 ?
cy7c344 3 timing delays timing delays within the cy7c344 may be easily determined using warp ? , warp professional ? , or warp enterprise ? software. the cy7c344 has fixed internal delays, allowing the user to determine the worst case timing delays for any design. design recommendations operation of the devices described herein with conditions above those listed under ? maximum ratings ? may cause per- manent damage to the device. this is a stress rating only and functional operation of the device at these or any other condi- tions above those indicated in the operational sections of this data sheet is not implied. exposure to absolute maximum rat- ings conditions for extended periods of time may affect device reliability. the cy7c344 contains circuitry to protect device pins from high-static voltages or electric fields; however, normal precautions should be taken to avoid applying any voltage high- er than maximum rated voltages. for proper operation, input and output pins must be con- strained to the range gnd (v in or v out ) v cc . unused inputs must always be tied to an appropriate logic level (either v cc or gnd). each set of v cc and gnd pins must be connected together directly at the device. power supply decoupling capacitors of at least 0.2 f must be connected between v cc and gnd. for the most effective decoupling, each v cc pin should be separately decoupled. timing considerations unless otherwise stated, propagation delays do not include expanders. when using expanders, add the maximum ex- pander delay t exp to the overall delay. when calculating synchronous frequencies, use t s1 if all inputs are on the input pins. t s2 should be used if data is applied at an i/o pin. if t s2 is greater than t co1 , 1/t s2 becomes the limiting frequency in the data-path mode unless 1/(t wh + t wl ) is less than 1/t s2 . when expander logic is used in the data path, add the appro- priate maximum expander delay, t exp to t s1 . determine which of 1/(t wh + t wl ), 1/t co1 , or 1/(t exp + t s1 ) is the lowest frequency. the lowest of these frequencies is the maximum data-path frequency for the synchronous configuration. when calculating external asynchronous frequencies, use t as1 if all inputs are on dedicated input pins. if any data is applied to an i/o pin, t as2 must be used as the required set-up time. if (t as2 + t ah ) is greater than t aco1 , 1/(t as2 + t ah ) becomes the limiting fre- quency in the data-path mode unless 1/(t awh + t awl ) is less than 1/(t as2 + t ah ). when expander logic is used in the data path, add the appro- priate maximum expander delay, t exp to t as1 . determine which of 1/(t awh + t awl ), 1/t aco1 , or 1/(t exp + t as1 ) is the lowest frequency. the lowest of these frequencies is the maximum data-path frequency for the asynchronous configuration. the parameter t oh indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. if t oh is greater than the minimum required input hold time of the subsequent syn- chronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worst-case environmental and supply voltage conditions. the parameter t aoh indicates the system compatibility of this de- vice when driving subsequent registered logic with a positive hold time and using the same clock as the cy7c344. in general, if t aoh is greater than the minimum required input hold time of the subse- quent logic (synchronous or asynchronous), then the devices are guaranteed to function properly under worst-case environmental and supply voltage conditions, provided the clock signal source is the same. this also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. this is due to the expander logic in the second device ? s clock signal path adding an additional delay (t exp ), causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device ? s register. figure 1. cy7c344 timing model. logic array controldelay t lac expander delay t exp clock delay t ic t rd t comb t latch input delay t in register output delay t od t xz t zx logic array delay t lad feedback delay t fd output input c344 ? 7 system clock delayt ics t rh t rsu t pre t clr i/o i/o delay t io i/o
cy7c344 4 external synchronous switching characteristics [7] over operating range 7c344-15 7c 344-20 7c 344-25 parameter description min. max. min. max. min. max. unit t pd1 dedicated input to combinatorial output delay [8] com ? l/ind 15 20 25 ns mil 15 20 25 t pd2 i/o input to combinatorial output delay [9] com ? l/ind 15 20 25 ns mil 15 20 25 t pd3 dedicated input to combinatorial output delay with expander delay [10] com ? l/ind 30 30 40 ns mil 30 30 40 t pd4 i/o input to combinatorial output delay with expander delay [4, 11] com ? l/ind 30 30 40 ns mil 30 30 40 t ea input to output enable delay [4] com ? l/ind 20 20 25 ns mil 20 20 25 t er input to output disable delay [4] com ? l/ind 20 20 25 ns mil 20 20 25 t co1 synchronous clock input to output delay com ? l/ind 10 12 15 ns mil 10 12 15 t co2 synchronous clock to local feedback to com- binatorial output [4, 12] com ? l/ind 20 22 29 ns mil 20 22 29 t s dedicated input or feedback set-up time to synchronous clock input com ? l/ind 10 12 15 ns mil 10 12 15 t h input hold time from synchronous clock input [7] com ? l/ind 0 0 0 ns mil 0 0 0 t wh synchronous clock input high time [4] com ? l/ind 6 7 8 ns mil 6 7 8 t wl synchronous clock input low time [4] com ? l/ind 6 7 8 ns mil 6 7 8 t rw asynchronous clear width [4] com ? l/ind 20 20 25 ns mil 20 20 25 t rr asynchronous clear recovery time [4] com ? l/ind 20 20 25 ns mil 20 20 25 t ro asynchronous clear to registered output delay [4] com ? l/ind 15 20 25 ns mil 15 20 25 t pw asynchronous preset width [4] com ? l /ind 20 20 25 ns mil 20 20 25 t pr asynchronous preset recovery time [4] com ? l /ind 20 20 25 ns mil 20 20 25 t po asynchronous preset to registered output delay [4] com ? l /ind 15 20 25 ns mil 15 20 25 t cf synchronous clock to local feedback input [4, 13] com ? l /ind 4 4 7 ns mil 4 4 7 t p external synchronous clock period (1/f max3 ) [4] com ? l/ind 13 14 16 ns mil 13 14 16
cy7c344 5 f max1 external maximum frequency(1/(t co1 + t s )) [4, 14] com ? l/ind 50.0 41.6 33.3 mhz mil 50.0 41.6 33.3 f max2 maximum frequency with internal only feedback (1/(t cf + t s )) [4, 15] com ? l/ind 71.4 62.5 45.4 mhz mil 71.4 62.5 45.4 f max3 data path maximum frequency, least of 1/(t wl + t wh ), 1/(t s + t h ), or (1/t co1 ) [4, 16] com ? l/ind 83.3 71.4 62.5 mhz mil 83.3 71.4 62.5 f max4 maximum register toggle frequency 1/(t wl + t wh ) [4, 17] com ? l/ind 83.3 71.4 62.5 mhz mil 83.3 71.4 62.5 t oh output data stable time from synchronous clock input [4, 18] com ? l/ind 3 3 3 ns mil 3 3 3 notes: 8. this parameter is the delay from an input signal applied to a dedicated input pin to a combinatorial output on any output pin . this delay assumes no expander terms are used to form the logic function. 9. this parameter is the delay associated with an input signal applied to an i/o macrocell pin to any output. this delay assumes no expander terms are used to form the logic function. 10. this parameter is the delay associated with an input signal applied to a dedicated input pin to combinatorial output on any output pin. this delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the ex pander logic. this parameter is tested periodically by sampling production material. 11. this parameter is the delay associated with an input signal applied to an i/o macrocell pin to any output pin. this delay as sumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. this paramete r is tested periodically by sampling production material. 12. this specification is a measure of the delay from synchronous register clock input to internal feedback of the register outp ut signal to a combinatorial output for which the registered output signal is used as an input. this parameter assumes no expanders are used in the logic of the co mbinatorial output and the register is synchronously clocked. this parameter is tested periodically by sampling production material. 13. this specification is a measure of the delay associated with the internal register feedback path. this delay plus the regist er set-up time, t s , is the minimum internal period for an internal state machine configuration. this parameter is tested periodically by sampling production mater ial. 14. this specification indicates the guaranteed maximum frequency at which a state machine configuration with external only feed back can operate. 15. this specification indicates the guaranteed maximum frequency at which a state machine with internal-only feedback can opera te. if register output states must also control external points, this frequency can still be observed as long as it is less than 1/t co1 . this specification assumes no expander logic is used. this parameter is tested periodically by sampling production material. 16. this frequency indicates the maximum frequency at which the device may operate in data-path mode (dedicated input pin to out put pin). this assumes that no expander logic is used. 17. this specification indicates the guaranteed maximum frequency in synchronous mode, at which an individual output or buried r egister can be cycled by a clock signal applied to either a dedicated input pin or an i/o pin. 18. this parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin. external synchronous switching characteristics [7] over operating range (continued) 7c344-15 7c 344-20 7c 344-25 parameter description min. max. min. max. min. max. unit external asynchronous switching characteristics over operating range [7] 7c344-15 7c344-20 7c344-25 parameter description min. max. min. max. min. max. unit t aco1 asynchronous clock input to output delay com ? l/ind 15 20 25 ns mil 15 20 25 t aco2 asynchronous clock input to local feedback to combinatorial output [19] com ? l/ind 30 30 37 ns mil 30 30 37 t as dedicated input or feedback set-up time to asynchronous clock input com ? l/ind 7 9 12 ns mil 7 9 12 t ah input hold time from asynchronous clock input com ? l/ind 7 9 12 ns mil 7 9 12 t awh asynchronous clock input high time [4, 20] com ? l/ind 6 7 9 ns mil 6 7 9 t awl asynchronous clock input low time [4] com ? l/ind 7 9 11 ns mil 7 9 11 t acf asynchronous clock to local feedback input [4, 21] com ? l/ind 18 18 21 ns mil 18 18 21
cy7c344 6 t ap external asynchronous clock period (1/f max4 ) [4] com ? l/ind 13 16 20 ns mil 13 16 20 f maxa1 external maximum frequency in asynchronous mode 1/(t aco1 + t as ) [4, 22] com ? l/ind 45.4 34.4 27 mhz mil 45.4 34.4 27 f maxa2 maximum internal asynchronous frequency 1/(t acf + t as ) or 1/(t awh + t awl ) [4, 23] com ? l/ind 40 37 30.3 mhz mil 40 37 30.3 f maxa3 data path maximum frequency in asynchronous mode [4, 24] com ? l/ind 66.6 50 40 mhz mil 66.6 50 40 f maxa4 maximum asynchronous register toggle frequency 1/(t awh + t awl ) [4, 25] com ? l/ind 76.9 62.5 50 mhz mil 76.9 62.5 50 t aoh output data stable time from asynchronous clock input [4, 26] com ? l/ind 15 15 15 ns mil 15 15 15 notes: 19. this specification is a measure of the delay from an asynchronous register clock input to internal feedback of the registere d output signal to a combinatorial output for which the registered output signal is used as an input. assumes no expanders are used in logic of combinatorial outp ut or the asynchronous clock input. this parameter is tested periodically by sampling production material. 20. this parameter is measured with a positive-edge-triggered clock at the register. for negative edge triggering, the t awh and t awl parameters must be swapped. if a given input is used to clock multiple registers with both positive and negative polarity, t awh should be used for both t awh and t awl . 21. this specification is a measure of the delay associated with the internal register feedback path for an asynchronously clock ed register. this delay plus the asynchronous register set-up time, t as , is the minimum internal period for an asynchronously clocked state machine configuration. this delay assumes no expander logi c in the asynchronous clock path. this parameter is tested periodically by sampling production material. 22. this parameter indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration wit h external feedback can operate. it is assumed that no expander logic is employed in the clock signal path or data path. 23. this specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal -only feedback can operate. if register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/t aco1 . this specification assumes no expander logic is ut ilized. this parameter is tested periodically by sampling pr oduction material. 24. this specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode. this frequency is least of 1/(t awh + t awl ), 1/(t as + t ah ), or 1/t aco1 . it also indicates the maximum frequency at which the device may operate in the asynchronously clocked data-path mode. assumes no expander logic is used. 25. this specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input or an i/o pin. 26. this parameter indicates the minimum time that the previous register output data is maintained on the output pin after an as ynchronous register clock input to an external dedicated input or i/o pin. external asynchronous switching characteristics over operating range [7] (continued) 7c344-15 7c344-20 7c344-25 parameter description min. max. min. max. min. max. unit typical internal switching characteristics over operating range [7] 7c344-15 7c 344-20 7c 344-25 parameter description min. max. min. max. min. max. unit t in dedicated input pad and buffer delay com ? l/ind457ns mil 457 t io i/o input pad and buffer delay com ? l/ind457ns mil 457 t exp expander array delay com ? l/ind 8 10 15 ns mil 8 10 15 t lad logic array data delay com ? l/ind 7 9 10 ns mil 7 9 10 t lac logic array control delay com ? l/ind577ns mil 577 t od output buffer and pad delay com ? l/ind455ns mil 455 t zx output buffer enable delay [27] com ? l/ind 7 8 11 ns mil 7 8 11
cy7c344 7 t xz output buffer disable delay com ? l/ind 7 8 11 ns mil 7 8 11 t rsu register set-up time relative to clock signal at register com ? l/ind 5 5 8 ns mil 5 5 8 t rh register hold time relative to clock signal at register com ? l/ind 7 9 12 ns mil 7 9 12 t latch flow-through latch delay com ? l/ind113ns mil 113 t rd register delay com ? l/ind111ns mil 111 t comb transparent mode delay [28] com ? l/ind113ns mil 113 t ch clock high time com ? l/ind 6 7 8 ns mil 6 7 8 t cl clock low time com ? l/ind 6 7 8 ns mil 6 7 8 t ic asynchronous clock logic delay com ? l/ind 7 8 10 ns mil 7 8 10 t ics synchronous clock delay com ? l/ind123ns mil 123 t fd feedback delay com ? l/ind111ns mil 111 t pre asynchronous register preset time com ? l/ind569ns mil 569 t clr asynchronous register clear time com ? l/ind569ns mil 569 t pcw asynchronous preset and clear pulse width com ? l/ind 5 5 7 ns mil 5 5 7 t pcr asynchronous preset and clear recovery time com ? l/ind 5 5 7 ns mil 5 5 7 notes: 27. sample tested only for an output change of 500 mv. 28. this specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macroce ll is configured for combi- natorial operation. typical internal switching characteristics over operating range [7] (continued) 7c344-15 7c 344-20 7c 344-25 parameter description min. max. min. max. min. max. unit
cy7c344 8 switching waveforms external combinatorial t pd1 /t pd2 t er t ea valid output dedicated input/ i/o input combinatorial output combinatorial or registered output c344 ? 8 high-impedance three-state high-impedance three-state external synchronous t h t s t wh t wl t rr /t pr t rw /t pw t oh t co1 t ro /t po t co2 c344 ? 9 dedicated inputs or registered feedback synchronous clock asynchronous clear/preset registered outputs combinatorial output from registered feedback [12] t aco1 external asynchronous t ah t as t awh t awl t rr /t pr t rw /t pw t aoh t ro /t po t aco2 asynchronous clock input asynchronous registered outputs dedicated inputs or registered feedback asynchronous clear/preset combinatorial output from asynch. registered feedback c344 ? 10 [19]
cy7c344 9 switching waveforms (continued) internal combinatorial t in t io t pia t exp t lac ,t lad c344 ? 11 input pin expander i/o pin logic array array delay output logic array input internal asynchronous t io t awh t awl t f t in t ic t rsu t rh t rd ,t latch t fd t clr ,t pre t fd clock pin logic array logic array clock from data from clock into logic array register output to another lab t pia to local lab register output logic array c344 ? 12 t r internal synchronous (input path) t ch t cl t in t ics t rsu t rh c344 ? 13 system clock pin system clock at register data from logic array
cy7c344 10 military specifications group a subgroup testing max is a registered trademark of altera corporation. warp, warp professional, and warp enterprise are trademarks of cypress semiconductor. switching waveforms (continued) internal synchronous (output path) c344 ? 14 t xz t zx t od high z clock from logic array logic array data from output pin t rd ordering information speed (ns) ordering code package name package type operating range 15 cy7c344-15hc/hi h64 28-lead windowed leaded chip carrier commercial/industrial cy7c344-15jc/ji j64 28-lead plastic leaded chip carrier cy7c344-15pc/pi p21 28-lead (300-mil) molded dip cy7c344-15wc/wi w22 28-lead windowed cerdip 20 cy7c344-20hc/hi h64 28-lead windowed leaded chip carrier commercial/industrial cy7c344-20jc/ji j64 28-lead plastic leaded chip carrier cy7c344-20pc/pi p21 28-lead (300-mil) molded dip cy7c344-20wc/wi w22 28-lead windowed cerdip cy7c344-20hmb h64 28-lead windowed leaded chip carrier military cy7c344-20wmb w22 28-lead windowed cerdip 25 cy7c344-25hc/hi h64 28-lead windowed leaded chip carrier commercial/industrial cy7c344-25jc/ji j64 28-lead plastic leaded chip carrier cy7c344-25pc/pi p21 28-lead (300-mil) molded dip cy7c344-25wc/wi w22 28-lead windowed cerdip cy7c344-25hmb h64 28-lead windowed leaded chip carrier military cy7c344-25wmb w22 28-lead windowed cerdip dc characteristics parameter subgroups v oh 1, 2, 3 v ol 1, 2, 3 v ih 1, 2, 3 v il 1, 2, 3 i ix 1, 2, 3 i oz 1, 2, 3 i cc1 1, 2, 3 document #: 38 ? 00127 ? i switching characteristics parameter subgroups t pd1 7, 8, 9, 10, 11 t pd2 7, 8, 9, 10, 11 t pd3 7, 8, 9, 10, 11 t co1 7, 8, 9, 10, 11 t s 7, 8, 9, 10, 11 t h 7, 8, 9, 10, 11 t aco1 7, 8, 9, 10, 11 t aco1 7, 8, 9, 10, 11 t as 7, 8, 9, 10, 11 t ah 7, 8, 9, 10, 11
cy7c344 11 package diagrams 28-pin windowed leaded chip carrier h64 51-80077
cy7c344 12 package diagrams (continued) 28-lead plastic leaded chip carrier j64 51-85001-a 51-85014-b 28-lead (300-mil) molded dip p21
cy7c344 ? cypress semiconductor corporation, 2000. the information contained herein is subject to change without notice. cypress semico nductor corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a cypress semiconductor product. nor does it convey or imply any license unde r patent or other rights. cypress semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected t o result in significant injury to the user. the inclusion of cypress semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in do ing so indemnifies cypress semiconductor against all charges. package diagrams (continued) 28-lead (300-mil) windowed cerdip w22 mil-std-1835 d-15 config. a 51-80087

▲Up To Search▲

Price & Availability of CY7C344-20HI

	To Download CY7C344-20HI Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .